Skip to main content

HyperAccel

Category: AI Chips / Semiconductors

A fabless AI semiconductor startup that develops 'Latency Processing Units' (LPUs) and high-performance servers specifically architected to accelerate Large Language Model (LLM) inference with superior cost and energy efficiency. HyperAccel was founded in 2023. The company is led by Joo-Young Kim. Based in Seoul, South Korea. Team size: 50-100. Total funding raised: ₩55B (~$40-41M). Latest round: Series A (₩55B, Dec 2024). Key investors include Korea Investment Partners, KDB Bank, KB Investment, Mirae Asset Venture Investment, SBVA, BonAngels Venture Partners, Company K Partners.

Founded
2023
Headquarters
Seoul, South Korea
Team size
50-100
Total funding
₩55B (~$40-41M)

Value proposition

Delivers up to 2.4x higher cost-efficiency and 5x faster processing speeds than high-end GPUs for LLM tasks by maximizing memory bandwidth utilization (up to 90%) and using cost-effective LPDDR5X instead of HBM.

Products and solutions

LPU (Latency Processing Unit) - Proprietary AI chip architecture, Orion Gen-AI Server - Specialized hardware (Cloud & Edge versions) for LLM acceleration, HX (HyperAccel Xceleration) System - Integrated inference systems (e.g., Forte 55X), HyperDex Toolchain - Software stack for heterogeneous GPU-LPU system management, On-device AI IP - Specialized silicon IP for home appliances and robotics

Unique value

Developed the world's first LPU architecture that bypasses the traditional memory bottleneck of GPUs by using a streamlined dataflow and LPDDR5X-based memory systems specialized for transformer models.

Target customer

Hyperscale data centers, Cloud Service Providers (CSPs), AI service developers (AIaaS), and Consumer Electronics/Robotics manufacturers.

Industries served

Artificial Intelligence, Cloud Computing, Semiconductors, Consumer Electronics, Robotics

Technology advantage

Achieves high-speed token generation (30-50% faster than standard services on Llama 3) through model parallelism, intra-layer parallel instructions, and optimized memory alignment without relying on expensive High-Bandwidth Memory (HBM).

How they differentiate

Hyperexcel (HyperAccel) differentiates by utilizing cost-effective LPDDR5X memory instead of the industry-standard High-Bandwidth Memory (HBM), achieving up to 2.4x higher cost-efficiency and 5x faster processing speeds for LLM tasks compared to high-end GPUs.

Main competitors

Groq, Rebellions, SambaNova Systems, NVIDIA

Key partnerships

LG Electronics (Strategic collaboration for On-device AI in home appliances), AMD (Hardware acceleration card and FPGA verification partner), Samsung Electronics (Foundry partner for 4nm ASIC production), Semifive (Design collaboration for LLM-specialized silicon), Daewon CTS (Strategic distribution and AI solution PoC partner), Naver Cloud (Business verification and pilot testing partner)

Notable customers

LG Electronics (Strategic collaboration for On-device AI), Naver Cloud (Business verification partner), Daewon CTS

Major milestones

Founded in January 2023 by KAIST Professor Joo-Young Kim, Secured 6 Billion KRW Seed investment in August 2023, Launched 'Orion' Gen-AI Server specialized for LLM acceleration in 2024, Closed 55 Billion KRW Series A round in December 2024, Announced 4nm ASIC LPU mass production schedule for 2026

Growth metrics

Rapidly expanded to over 70 employees within two years; successfully demonstrated 4nm-ready LPU technology.

Market positioning

Specialized AI fabless challenger focused on high-efficiency Large Language Model (LLM) inference acceleration.

Geographic focus

South Korea, North America (targeting global data centers and consumer electronics)

Patents and IP

Disclosed 6 registered/filed patents regarding LPU architecture and LLM acceleration techniques.

About Joo-Young Kim

Joo-Young Kim is a former Associate Professor at KAIST (School of Electrical Engineering) and served as a Hardware Engineering Leader at Microsoft Azure in Redmond, where he spearheaded hardware acceleration for the Azure Data Lake platform. He is a globally recognized expert in AI semiconductor architecture, specifically specializing in Latency Processing Units (LPUs) for large-scale language model inference.

Official website: