Skip to main content

SiFive

Category: AI Chips / Semiconductors

A leading provider of commercial RISC-V processor IP and silicon solutions that enables companies to design and deploy custom, high-performance chips based on the open-standard RISC-V architecture. SiFive was founded in 2015. The company is led by Patrick Little. Based in Santa Clara, USA. Team size: 500-1000. Total funding raised: $365.5M. Latest round: Series F ($175.0M, Mar 2022). Key investors include ["Sutter Hill Ventures","Coatue Management","Intel Capital","Spark Capital","SK Hynix","Qualcomm Ventures"].

Founded
2015
Headquarters
Santa Clara, USA
Team size
500-1000
Total funding
$365.5M

Value proposition

Provides a high-performance, power-efficient, and highly customizable alternative to proprietary architectures (like ARM), eliminating vendor lock-in and reducing time-to-market for bespoke silicon.

Products and solutions

["SiFive Performance: High-performance application processors for Linux-based systems and data centers.","SiFive Intelligence: AI/ML-optimized cores featuring advanced vector processing capabilities.","SiFive Essential: Versatile, power-efficient embedded cores for IoT and microcontrollers.","SiFive Automotive: Functional safety-certified (ISO 26262) processors for ADAS and infotainment.","SiFive Shield: A comprehensive hardware security architecture for protecting silicon designs."]

Unique value

Founded by the original inventors of the RISC-V ISA at UC Berkeley, SiFive is the first company to successfully commercialize RISC-V IP at a global scale, offering a 'Linux-style' open-standard disruption to the hardware industry.

Target customer

Semiconductor companies, hyperscale data center operators, automotive OEMs, AI hardware developers, and IoT device manufacturers.

Industries served

["Automotive","Data Center & Cloud Computing","Artificial Intelligence & Machine Learning","Internet of Things (IoT)","Consumer Electronics","Aerospace & Defense"]

Technology advantage

Offers extreme customizability through custom instruction extensions, allowing customers to optimize chips for specific workloads (like AI) in ways proprietary architectures do not permit. It leverages a royalty-efficient business model compared to traditional incumbents.

How they differentiate

Founded by the original inventors of RISC-V, SiFive offers a high-performance, open-standard alternative to proprietary architectures like Arm, providing extreme customizability through custom instruction extensions and a royalty-efficient business model.

Main competitors

["Arm","Andes Technology","Codasip","Ventana Micro Systems"]

Key partnerships

["Intel Foundry Services (IFS): Strategic partnership for RISC-V development platforms.","NASA: Selected to provide the core CPU for next-generation High-Performance Spaceflight Computing (HPSC).","Google: Collaboration on Android-on-RISC-V support.","Qualcomm: Partnership for wearable and mobile RISC-V solutions.","Renesas: Collaboration on automotive-grade RISC-V solutions."]

Notable customers

["NASA","Google","Qualcomm","Renesas","Samsung"]

Major milestones

["Achieved Unicorn status following a $175M Series F round in 2022","Selected by NASA in 2022 to provide the core CPU for next-generation High-Performance Spaceflight Computing (HPSC)","Partnered with Google in 2023 to bring official Android support to the RISC-V architecture","Successfully scaled IP to power over 2 billion devices globally across AI, automotive, and IoT sectors"]

Growth metrics

Achieved unicorn status with a $2.5B valuation; secured over 350 design wins with more than 2 billion SiFive-enabled chips shipped globally.

Market positioning

Leading commercial provider of RISC-V processor IP, positioned as the primary challenger to Arm's dominance in the semiconductor industry.

Geographic focus

Global, with significant operations in North America, Europe, and Asia (specifically China and Taiwan).

Patents and IP

Holds a significant portfolio of proprietary microarchitecture implementations, TileLink interconnect technology, and hardware-based security protocols, despite the underlying ISA being open-source.

About Patrick Little

Patrick Little has over 30 years of executive leadership in the semiconductor and technology industries. Prior to SiFive, he was Senior Vice President and General Manager of Qualcomm's automotive business (2016-2020). He previously served as CEO of eASIC Corp (acquired by Intel), and held Senior Vice President roles at CSR Technology and Xilinx Inc. His career began in engineering and product management, giving him a deep technical foundation in silicon architecture.

Official website: